Electromigration Modeling at Circuit Layout Level
Integrated circuit (IC) reliability is of increasing concern in present-day IC technology where the interconnect failures significantly increases the failure rate for ICs with decreasing interconnect dimension and increasing number of interconnect levels. Electromigration (EM) of interconnects has now become the dominant failure mechanism that determines the circuit reliability. This brief addresses the readers to the necessity of 3D real circuit modelling in order to evaluate the EM of interconnect system in ICs, and how they can create such models for their own applications. A 3-dimensional (3D) electro-thermo-structural model as opposed to the conventional current density based 2-dimensional (2D) models is presented at circuit-layout level.The current density and temperature distributions of the 3D model at any load step can be viewed after the thermal-electric simulation. Figures 2.17 and 2.18 show the current density and temperature distributions of the interconnects of the anbsp;...
| Title | : | Electromigration Modeling at Circuit Layout Level |
| Author | : | Cher Ming Tan, Feifei He |
| Publisher | : | Springer Science & Business Media - 2013-03-16 |
You must register with us as either a Registered User before you can Download this Book. You'll be greeted by a simple sign-up page.
Once you have finished the sign-up process, you will be redirected to your download Book page.
How it works:- 1. Register a free 1 month Trial Account.
- 2. Download as many books as you like (Personal use)
- 3. Cancel the membership at any time if not satisfied.
